

# **Investigation of Electrostatic Discharge Characteristics on Low Temperature Polycrystalline Silicon Thin Film Transistors**

Jam-Wen Lee<sup>1</sup>, Yiming Li<sup>1,2,\*</sup>, and Hsiao-Yi Lin<sup>3</sup>

<sup>1</sup>Department of Computational Nanoelectronics, National Nano Device Laboratories

<sup>2</sup>Microelectronics and Information Systems Research Center, National Chiao Tung University

<sup>3</sup>Toppoly Optoelectronics Corp.

\*Corresponding Author. P.O. BOX 25-178, Hsinchu 300, TAIWAN; Email: yml@faculty.nctu.edu.tw

In this paper theoretical and experimental examinations have been performed for exploring electrostatic discharge (ESD) characteristics in low temperature polycrystalline silicon (LTPS) thin film transistors (TFTs). It is found that LTPS TFT is greatly damaged during ESD current. The damage is quite different from those devices that fabricated on single crystalline silicon films. A short circuit characteristic is found for single crystalline silicon devices; however, an open circuit behavior for polycrystalline transistors is observed. The difference may due to effects of grain boundaries and poor thermal conductivity.

Excimer laser annealing technique has recently been proposed in fabrication of LTPS; in particular for its applications to active-matrix liquid crystal display [1-3] and achieving system on panel. Compared with traditional TFTs, one of the most attractive properties of the laser annealed polycrystalline silicon is mainly due to its relatively larger grain size and higher electron-hole mobility. Therefore, embedded driving circuits could be easily achieved for replacing additional driving integration circuits in LCDs. It is known that ESD protection circuits play an important role in realizing the embedded driving circuit by using laser annealed LTPS TFTs. However, from practical application point of views, ESD protection circuits designed by LPTS TFTs has seriously faced the weakened ESD robustness problem [3].

To study the problem of weakened ESD robustness for embedded protection circuits, LTPS TFTs in this work are fabricated, measured, and computationally analyzed. Result shows that a bad thermal conductivity enhances the electro - migration of silicon atoms. It leads to a quite different mechanism of ESD failure in comparison with single crystalline devices. In contrast with the short circuit in the single crystalline devices, an open circuit is found in LTPS TFTs.

Shown in Fig. 1, LTPS TFT devices are fabricated on the glass substrate by using the novel excimer laser annealing process [1-2]. A 50 nm amorphous silicon film is firstly deposited by using a PECVD cluster tool at 300oC. The silicon film is then taken into a novel excimer laser system and transfers the amorphous silicon into the large grained poly crystalline silicon. The key process improves the mobility of both electrons and holes. After the source/drain formatted using the high power plasma implantation, a 100 nm oxide is deposited by using the TEOS source in PECVD clusters. Gates, contacts, and interconnections are finally deposited and etch to have a good electrical connection between the designed TFTs. The current versus voltage (IV) characteristics are measured by using transmission line pulse system, which generates 100 ns pulses and corresponds to the human body mode standard [1-3]. To theoretically study the failure mechanism among samples, simulation is performed by our own HD device simulator [3], where the grain size, grain boundary, lattice temperature, and electro - migration of silicon atoms are modeled in our simulation.

Shown in Fig. 2, preliminary IV characteristics of both n-channel and p-channel LTPS TFTs are measured. Firstly, comparison between Fig. 2a and Fig. 2b shows that there is a significant IV characteristics difference between single crystalline devices and LTPS TFTs. Fig. 2a indicates the main difference between nFET and pFET, where the nFET has a relatively low resistance before the device going into failure. By theoretical analysis, the result is caused from the

hole-accumulation in nFETs. The turn-on characteristics for nFET and pFET are very different; however, these two devices have a similar failure behavior under same discharge current. We conclude that the open circuit phenomenon, shown in Fig. 2a, is mainly caused from the electro-migrations of silicon atoms. Effects of electro-migration are dominantly proportional to the current density and device temperature, so both devices have similar characteristics under electrostatic discharge.

In this paper, we have found that the electro-migration plays an important role for designing ESD protection circuits by LTPS TFTs. Reduction on electro-migration effect will play an effective way to improve ESD robustness for LTPS TFT protection circuits. Details of modeling and simulation for the aforementioned experimental characteristics will be discussed afterward.

This work is supported in part by National Science Council of TAIWAN under contract No. NSC-93-2215-E-429-008, the grant of the Ministry of Economic Affairs, Taiwan under contract No. 92-EC-17-A-07-S1-0011, and the grant from Toppoly Optoelectronic Corp. in Miao-Li County, Taiwan.

- [1] C.-W. Lin *et al.*, IEEE Elec. Dev. Lett. **22** (2001) 269; C. H. Liao *et al.*, Proc. The 4<sup>th</sup> Pacific Rim Conf. Lasers and Electro - Optics (2001) II-292; C.H. Kim *et al.*, Tech. Dig. IEDM (2001) 34; I. H. Song *et al.*, Tech. Dig. IEDM (2002) 561; A.W. Wang *et al.*, IEEE Trans. Elec. Dev. **47** (2000) 1035; C. H. Kim *et al.*, IEEE Elec. Dev. Lett. **23** (2002) 351.
- [2] Y. Chen *et al.*, IEDM (2002) 389; I.-H. Song *et al.*, IEEE Elec. Dev. Lett. **24** (2003) 580; W.-K. Kwak *et al.*, IEEE Elec. Dev. Lett. **21** (2000) 107.
- [3] Y. Li *et al.*, Jpn. J. Appl. Phys. **42** (2003) 2152; Y. Li *et al.*, Eng. Comput. **18** (2002) 124; Y. Li *et al.*, Comput. Phys. Commun. **147** (2002) 697; H.-Y. Lin *et al.*, Tech. Proc. 2004 Nanotech. Conf. and Trade Show (Nanotech 2004), Boston, Massachusetts **2** (2004) 13; J. W. Lee *et al.*, Jpn. J. Appl. Phys. **43** (2004) 2302.




Figure 1. A three-dimensional illustration of the explored LTPS TFTs.




Figure 2. The ESD characteristics of (a) 4.5  $\mu\text{m}$  n-channel and p-channel LTPS TFTs and (b) single crystalline 90 nm SOI nFET.

A full journal publication of this work will be published in the Journal of Computational Electronics.