## A Computational Intelligent Optical Proximity Correction for Process Distortion Compensation of Layout Mask in Subwavelength era

Shao-Ming Yu<sup>1</sup> and Yiming Li<sup>2,3,\*</sup>

<sup>1</sup>Departmenet of Computer and Information Science, National Chiao Tung University <sup>2</sup>Departmenet of Computational Nanoelectronics, National Nano Device Laboratories <sup>3</sup>Microelectronics and Information Systems Research Center, National Chiao Tung University <sup>\*</sup>Corresponding Author. P.O. BOX 25-178, Hsinchu 300, Taiwan; Email: ymli@faculty.nctu.edu.tw

For very large scale integrated (VLSI) circuit and system-on-a-chip (SoC) manufacturing, it requires transferring the desired circuit layouts onto the wafers through lithography processes [1-3]. However, the exposure on wafer has distortions due to the proximity effects [1-3]. As the minimum feature sizes continue to shrink, the mismatch between the desired pattern and the actual result on wafer is no longer ignorable. In the mid-1990s, the progression of smaller feature sizes under Moore's Law approached and eventually crossed the dimensions of the wavelength used for lithography. Since the 180 nm technology node, imaging features smaller than a wavelength would now be routine for all critical layers [1-3]. Hence, a correction of mask patterns between circuit and post exposure result is necessary for obtaining a better agreement. Optical proximity correction (OPC) is the process of modifying the polygons that are drawn by designers to compensate for the non-ideal properties of the lithography process. Given the shapes desired on the wafer, the mask is modified to improve the reproduction of the critical geometry. This is done by dividing polygon edges into small segments and moving the segments around, or by adding additional small polygons to strategic locations in the layout. Various OPC techniques have been developed, which can be grossly grouped into either rule-based or model-based [1-3]. The model-based OPC techniques modify whole layout by the calculations of experimental corrected models [2]. Modelbased OPC is capable of more general corrections, but require longer computing time and partition of the simulation domain time to time. Rule-based techniques are an extension of the methods used for manual OPC [3]. They are much fast and therefore may directly apply to an entire layout for semiconductor manufacturing; however they strongly depend on empirical knowledge for an accurate correction.

For rule-based OPC, many additional small polygons are generated by rules to compensate for mask; however we can not decide the size and suitable position of these polygons without any empirical knowledge. In this work, we for the first time develop an intelligent OPC approach which combines the genetic algorithm (GA), the rule-based technique, and conventional model-based correction method to perform the mask correction in subwavelength era. Basic idea is that we apply the GA and the lithography simulator to find out the best size and position for a complete layout with those additional patterns which generated by rules. First of all, an original layout is corrected with rules; the corrected layout is then partition into several sub-domains. For each sub-domain, size and position of those added patterns are optimized with respect to their size and position using the GA algorithm [4]. By solving a twodimensional Hopkin equation with Fourier transformation, a lithography simulation is performed and the calculated results are used in the calculation of fitness of GA. Depending on the dimension of layout, there are at least hundreds of geometry pattern have to be optimized. This approach accumulates the layout's experience, reduces the requirement of empirical knowledge for performing OPC in layout mask, and effectively achieves the rule-based correction. Fig. 1 shows several simple testing layouts without applied any resolution correction. Fig. 2 shows the corresponding exposed image. It is obvious that there are some distortions between original layout and aerial image in each corner, and this may cause some unexpected mistake in the fabrication of the layout. Figs. 3 and 4 show the OPC corrected layouts and the simulation results of layouts with the proposed intelligent OPC method. This approach can apply to different lithography process, such as the I- and G-line Steppers and DUV.

A computationally intelligent OPC has been proposed for layout mask in subwavelength era. We believe that this methodology benefit the TCAD/ECAD tools and the design and fabrication of VLSI SoC.

This work is supported in part by TAIWAN NSC under contract No. NSC-92-2112-M-429-001, the grant of the Ministry of Economic Affairs, Taiwan under contract No. 92-EC-17-A-07-S1-0011. [1] F. Schellenberg, *IEEE Spectrum* **40** (2003) 34; S. Smith *et al.*, *IEEE Trans. Semicond. Manufact.* **16** (2003) 266;

[1] F. Schehenberg, *IEEE spectrum* 40 (2003) 34, S. Shifti *et al.*, *IEEE Trans. Semicona. Manufact.* 16 (2003) 266,
Z.-H. Mai *et al.*, *Proc. IPFA* (2003) s199; Q.-D. Qian *et al.*, *Proc. IEEE ISQED* (2003) 125; P. Gupta *et al.*,
*Proc. DAC* (2003) 16; X. Yan *et al.*, *Proc. Int. Conf. ASIC* 2 (2003) 1365; M. Detje *et al.*, *Dig. IEEE Int. Microproc. and Nanotech. Conf.* (2002) 298; M. Aoyagi *et al.*, *IEEE Trans. Appl. Superconduct.* 11 (2001) 381;
K. Yamamoto *et al.*, *Dig. IEEE Int. Microproc. and Nanotech. Conf.* (2000) 40; J. Du *et al.*, *Microelec. Eng.* 46 (1999) 73; S. Smith *et al.*, *Proc. ICMTS* (1999) 161; H. Chuang *et al.*, *Tech. Dig. IEDM* (1997) 483.

A full journal publication of this work will be published in the Journal of Computational Electronics.

- [2] Y. Liu *et al.*, IEEE Trans. Semiconductor Manufacturing (1992) 138; J. Stirniman *et al.*, Proc. SPIE Symp. Optical Microlithography 2197 (1994) 294; Nick Cobb, "Fast Optical and Process Proximity Correction Algorithms for Integrated Circuit Manufacturing," PhD Thesis, UC Berkeley, 1998.
- [3] W. Oberdan et al., Proc. SPIE Symp. Optical Microlithography 2197 (1994) 278; J.-S. Park et al., Proc. IEEE ISQED (2000) 81; R. Shi et al., Proc. The 4th Int. Conf. of ASIC (2001) 50.
- [4] Y. Li et al., Jpn. J. Appl. Phys. 43 (2004) 1717; Y. Li et al., Jpn. J. Appl. Phys. 42 (2003) 2371.



Figure 1: Three testing layout patterns before OPC. The line width of the right figure is equal to 180 nm.



Figure 2: The simulation results of the testing layout patterns of the figure 1. The contour level setting for the interface between two regions is 0.3.



Figure 3: The testing layout patterns after the OPC with proposed method.



Figure 4: The simulation results of the testing layout patterns after the OPC shown in Fig. 3. Corrections for the corner distortions are found.

A full journal publication of this work will be published in the Journal of Computational Electronics.